



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/477,169	01/04/2000	DONALD STERN	CISCP125	8786
22434	7590	10/29/2003	EXAMINER	
BEYER WEAVER & THOMAS LLP P.O. BOX 778 BERKELEY, CA 94704-0778			CAO, DIEM K	
		ART UNIT	PAPER NUMBER	
		2126	10	
DATE MAILED: 10/29/2003				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/477,169	STERN, DONALD <i>[Signature]</i>	
	Examiner	Art Unit	
	Diem K Cao	2126	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 11 August 2003.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-7 and 10-41 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-7 and 10-41 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
 If approved, corrected drawings are required in reply to this Office action.
- 12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) The translation of the foreign language provisional application has been received.
- 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This Office Action is in response to the Request for Continued Examination Under 37 CFR 1.114.
2. Claims 1-7 and 10-41 remain in the application.

Continued Examination Under 37 CFR 1.114

3. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 8/11/2003 has been entered.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-4, 6-7, and 18-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anderson et al. (U.S. 5,448,735) in view of Munro (Writing DLLs for Windows using Visual Basic, part 1).

As to claim 1, Anderson teaches determining one or more code modules to be executed (a task is a data ... one or more module; col. 6, line 64 - col. 7, line 32), wherein the one or more code modules are one or more library routines (modules may be either programmed ... library routines, col. 17, lines 26-38), ascertaining a hierarchical order in which the one or more code

modules are to be executed (the modules in a task are grouped in the appropriate order; col. 7, lines 6-19), loading the one or more code modules to be executed (load and connect modules in the desired arrangement; col. 7, lines 21-32 and client loads module; col. 9, lines 26-50), and building a chain connecting the one or more code modules such that the one or more code modules will automatically execute in the hierarchical order when a first one of the one or more code modules is executed (A DSP task such as 611 ... by the module; col. 16, line 58 - col. 17, line 46), wherein each of the code modules responsible for calling a next one of the code modules in the chain includes a reference to the next one of the code modules in the chain (the control of execution flow within task may be accomplished by placing references in each module to subsequent modules; col. 19, line 18-30), wherein an address in memory at which the next one of the code modules in the chain is loaded is associated with the reference to the next one of the code modules in the chain (linked using pointers; col. 17, line 62 - col. 18, line 7).

However, Anderson does not teach the one or more code modules are one or more DLLs. Munro teaches DLLs are special libraries that load into memory only once at run-time. It would have been obvious to improve the system of Anderson by applying the teaching of Munro because DLLs can be loaded only once and used by many applications, and the DLLs can call external functions.

As to claim 2, Anderson teaches wherein building a chain enables the one or more code modules to execute without requiring a parent code module responsible for calling the one or more code modules (task datum 1201 ... 1205; col. 17, line 48 - col. 18, line 7).

As to claim 3, Anderson teaches the loading step is performed simultaneous with the building step (DSP modules are ... its function; col. 7, lines 20-32 and to execute module 500;

col. 9, lines 25-50).

As to claim 4, Anderson teaches building a chain is performed such that the one or more code modules can be modified without requiring recompilation of the one or more code modules (The actual executable routine required ... code modules 1202-1205; col. 17, line 67 - col. 18, line 7).

As to claim 6, Anderson does not explicitly teach determining one or more code modules to be executed comprises determining one or more code modules to be executed to complete configuration of a hardware interface of a router. Anderson teaches determining one or more code modules to be executed to creating tasks for a device (DSP device, real-time task list and share task list; col. 9, line 51 - col. 11, line 7). It would have been obvious to apply the teaching of Anderson to configuration a hardware interface of a router because it provides an efficient means for task organization which groups tasks by functions.

As to claim 7, see rejection of claim 6 above.

As to claim 18, Anderson does not explicitly teach associating one of the one or more code modules with a hardware interface to identify a starting point for execution upon occurrence of an interrupt. Anderson teaches the device is coupled to a bus and resides on the main system logic board (col. 9, line 51-67), and each task has a starting point (Fig. 6) for execution. It would have been obvious the one or more code modules associated with a hardware interface that identifies a starting point for execution upon occurrence of an interrupt.

As to claim 19, it corresponds to the method claim of claim 1. Anderson further teaches a method of configuring a hardware device (client and device managers; col. 6, lines 36-61 and configure a phone answering machine task; col. 17, line 48 - col. 18, line 27).

As to claim 20, see rejection of claim 18 above.

As to claim 21, see rejection of claim 7 above.

As to computer product claim 22, it corresponds to the method claim of claim 1.

As to claims 23-24, see rejections of claims 3-4 above.

As to computer system claim 25, it corresponds to the method claim of claim 1.

Anderson further teaches (col. 4, line 51 - col. 5, line 54) a processor (a processor 102), a memory (a random access memory).

As to claim 26, Anderson teaches the address in memory at which the next one of the code modules in the chain is loaded is included in each of the code modules responsive for calling the next one of the code modules in the chain (1202 through 1205 ... linked using pointers ... will be referred to in fields contained with each of the data structure elements; col. 17, lines 48 - col. 18, line 7).

6. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Anderson et al. (U.S. 5,448,735) in view of Munro (Writing DLLs for Windows using Visual Basic, part 1) further in view of Crick et al. (U.S. 5,781,797).

As to claim 5, Anderson does not explicitly teach loading the one or more code modules is performed in a reverse order of the hierarchical order. Crick teaches loading the one or more code modules are performed in a reverse order of the hierarchical order (The driver configuration ... last load table entry; col. 5, lines 29-31). It would have been obvious to apply the teaching of Crick to the system of Anderson because it provides a method for the system to know the location/address of loaded software modules.

7. Claims 10-14, 17, and 27-41 are rejected under 35 U.S.C. 103(a) as being unpatentable

Art Unit: 2126

over Anderson et al. (U.S. 5,448,735) in view of Munro (Writing DLLs for Windows using Visual Basic, part 1) further in view of Mattson, Jr. (U.S. 6,317,870 B1).

As to claim 10, Anderson teaches obtaining a first one of the one or more code modules (task datum 1201 contains a reference to a status module 1202; col. 17, line 48-67), wherein the first one of the one or more code modules has previously been loaded (DSP modules are provided ... DSP task list; col. 7, line 20-32), determining whether the first one of the one or more code modules is to subsequently execute a second one of the one or more code modules upon completion of execution of the first one of the one or more code modules (the control or status module ... 1205; col. 17, line 48-67), wherein the second one of the one or more code modules has previously been loaded (DSP modules are provided ... DSP task list; col. 7, line 20-32).

However, Anderson does not explicitly teach when it is determined that the first one of the one or more code modules is to subsequently execute a second one of the one or more code modules, updating a branch table of the first one of the one or more code modules to identify an address at which the second one of the one or more code modules is loaded such that the reference to the second one of the one or more code modules in the branch table of the first one of the one or more code modules is associated with the address at which the second one of the one or more code modules is loaded. Anderson teaches the first module includes a reference to identify the address at which the second one module is loaded (the calls create the task structure, load and connect modules ... pointer information; col. 7, lines 20-67). Mattson teaches when the first module call a second module, when the code is first executed, update the first module to identify an address at which the second module is loaded (the dynamic loader ... subsequent

Art Unit: 2126

execution; col. 5, lines 43-65). It would have been obvious to apply the teaching of Mattson to the system of Anderson because Mattson clearly teaches how to link code modules instead of silently taught by Anderson.

As to claim 11, it is the same as claim 10 except the first module has an option to execute the second module instead of the first module to execute the second module.

As to claim 12, it is the same as claim 10 except the first module can execute the second module instead of the first module to execute the second module.

As to claim 13, Anderson does not explicitly teach wherein the branch table of the first one of the one or more code modules includes the reference to the second one of the one or more code modules prior to loading the code modules and includes the address of the second one of the one or more code modules after the code modules have been loaded. Mattson teaches the branch table of the first one of the one or more code modules includes the reference to the second one of the one or more code modules prior to loading the code modules and includes the address of the second one of the one or more code modules after the code modules have been loaded (Fig. 5 and the dynamic loader ... step 156; col. 5, line 43 - col. 6, line 59). It would have been obvious to apply the teaching of Mattson to the system of Anderson because it provides the users with simple in design and efficient in operation.

As to claim 14, Anderson does not explicitly teach updating a branch table includes modifying an entry in the branch table such that a dummy address is replaced with the address of the second one of the one or more code modules. Mattson teaches updating a branch table includes modifying an entry in the branch table such that a dummy address is replaced with the address of the second one of the one or more code modules (Fig. 5 and the dynamic loader ...

Art Unit: 2126

step 156; col. 5, line 43 - col. 6, line 59). It would have been obvious to apply the teaching of Mattson to the system of Anderson because it provides the users with simple in design and efficient in operation.

As to claim 17, see rejection of claim 14 above.

As to claim 27, Anderson teaches modules are linked using pointers, or referenced in some other manner well known to those skilled in the art (col. 17, line 64 - col. 18, line 3). However, Anderson does not teach a conditional branch or jump statement includes the reference to the next one of code modules in the chain and the address in memory at which the next one of the code modules in the chain is loaded. Mattson teaches a conditional branch statement includes the reference and the address in memory at which the code module is loaded (branch (PC' + DISP'); Fig. 5A and Fig. 5B). It would have been obvious to apply the teaching of Mattson to the system of Anderson because it provides a method to move to different section of code in the program.

As to claim 28, Anderson does not teach the conditional branch or jump statement is executed when the next one of the code modules in the chain identified in the conditional branch or jump statement is executed. Mattson teaches the conditional branch or jump statement is executed when the next one of the code modules in the chain identified in the conditional branch or jump statement is executed (branch directly to the target function; col. 5, lines 43-65). It would have been obvious to apply the teaching of Mattson to the system of Anderson because it provides a method to move to different section of code in the program.

As to claim 29, Anderson does not teach updating a conditional branch or jump instruction identifying the second of the one or more code modules to include the address of the

Art Unit: 2126

second one of the one or more code modules. Mattson teaches updating a conditional branch or jump instruction identifying the target function (the import stub ... on subsequent execution; col. 5, lines 43-65).

As to claim 30, Anderson does not teach wherein updating the conditional branch or jump instruction comprises replacing a dummy address in the conditional branch or jump instruction with the address of the second one of the one or more code modules. Mattson teaches wherein updating the conditional branch or jump instruction comprises replacing an address in the conditional branch or jump instruction with the address of the target function (the import stub ... on subsequent execution; col. 5, lines 43-65).

As to claim 31, see rejection of claim 28 above.

As to claim 32, Anderson does not teach updating a conditional branch or jump instruction identifying the second one of the one or more code modules to include the address of the second one of the one or more code modules. Mattson teaches updating a conditional branch or jump instruction identifying the target function to include the address of the target function (the import stub ... on subsequent execution; col. 5, lines 43-65).

As to claim 33, see rejection of claim 28 above.

As to claim 34, see rejection of claim 27 above.

As to claim 35, see rejection of claim 28 above.

As to claim 36, see rejection of claim 3 above.

As to claim 37, see rejection of claim 3 above.

As to claim 38, see rejection of claim 3 above.

As to claim 39, Anderson teaches repeating the obtaining, determining and updating

steps for each of the code modules (to execute module 500 ... cache allocation; col. 9, lines 25-50).

As to claim 40, see rejection of claim 39 above.

As to claim 41, see rejection of claim 39 above.

8. Claims 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anderson et al. (U.S. 5,448,735) in view of Munro (Writing DLLs for Windows using Visual Basic, part 1) and Mattson, Jr. (U.S. 6,317,870 B1) further in view of Crick et al. (U.S. 5,781,797).

As to claim 15, Anderson does not explicitly teach when the first one of the one or more code modules is shared by two or more executable chains of code modules, associating the second one of the one or more code modules with one of the two or more executable chains such that the branch table of the first one of the one or more code modules includes at least two entries, each of the entries identifying one of the two or more executable chains, each of the entries including an address. Anderson teaches a module could be shared by more than one task (the Subband coders ... components; col. 20, lines 33-53). Mattson teaches when a code module is shared by two executable chains, two call tables associated with two executable chains contain references refer to the one code module (see Fig. 8B). It would have been obvious to apply and modify the teaching of Mattson to the system of Anderson because it provides a method to load only one code module in the system even when there are more than one executable chains exist.

As to claim 16, Anderson does not explicitly teach the second one of the one or more code modules is associated with one of the two or more executable chains when a parameter is associated with one of the two or more executable chains such that each of the entries further includes a parameter used to select one of the two or more executable chains. However, it is well

known in the art the if/else or switch control flow of the execution when there is more than one case could happen. It would have been obvious to apply the well-known technique to the system of Anderson when two executable chains could reference one code module.

Response to Arguments

9. Applicant's arguments with respect to claims 1-7 and 10-25 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Diem K Cao whose telephone number is (703) 305-5220. The examiner can normally be reached on Monday - Thursday, 9:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Follansbee can be reached on (703) 305-8498. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-6296 for regular communications and (703) 305-9731 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Any response to this action should be mailed to:
Commissioner for Patents
PO Box 1450
Alexandria, VA 22313-1450

Or fax to:

- AFTER-FINAL faxes must be signed and sent to (703) 746-7238.
- OFFICIAL faxes must be signed and sent to (703) 746-7239.
- NON-OFFICIAL/DRAFT faxes should not be signed, please send to (703) 746-7140.

Diem Cao
October 16, 2003



**JOHN FOLLANSBEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100**